P/N駆動力バランスを考慮した基板バイアス制御による超低電圧0.4V動作SOTB-CMOS回路のダイ間遅延ばらつき抑制 (シリコン材料・デバイス 先端CMOSデバイス・プロセス技術(IEDM特集))

Icons representing 記事

P/N駆動力バランスを考慮した基板バイアス制御による超低電圧0.4V動作SOTB-CMOS回路のダイ間遅延ばらつき抑制

(シリコン材料・デバイス 先端CMOSデバイス・プロセス技術(IEDM特集))

Call No. (NDL)
Z16-940
Bibliographic ID of National Diet Library
025278749
Material type
記事
Author
槇山 秀樹ほか
Publisher
東京 : 電子情報通信学会
Publication date
2014-01-29
Material Format
Paper
Journal name
電子情報通信学会技術研究報告 = IEICE technical report : 信学技報 113(420):2014.1.29
Publication Page
p.35-38
View All

Holdings of Libraries in Japan

This page shows libraries in Japan other than the National Diet Library that hold the material.

Please contact your local library for information on how to use materials or whether it is possible to request materials from the holding libraries.

other

  • CiNii Research

    Search Service
    You can check the holdings of institutions and databases with which CiNii Research is linked at the site of CiNii Research.

Bibliographic Record

You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.

Paper

Material Type
記事
Author/Editor
槇山 秀樹
山本 芳樹
篠原 博文 他
Alternative Title
Suppression of Die-to-Die Delay Variability of Silicon on Thin Buried Oxide (SOTB) CMOS Circuits by Balanced P/N Drivability Control with Back-Bias for Ultralow-Voltage (0.4V) Operation
Periodical title
電子情報通信学会技術研究報告 = IEICE technical report : 信学技報
No. or year of volume/issue
113(420):2014.1.29
Volume
113
Issue
420