Jump to main content
文書・図像類

FPGAを用いた Latching Scaler 回路の試作

Icons representing 文書・図像類

FPGAを用いた Latching Scaler 回路の試作

Material type
文書・図像類
Author
伊藤, 康彦ほか
Publisher
熊本大学工学部技術部
Publication date
2011-03-18
Material Format
Digital
Capacity, size, etc.
-
NDC
-
View All

Notes on use

Note (General):

type:発表資料平成22年度熊本大学総合技術研究会,回路・計測・制御技術分野(口頭発表)セッションIIIidentifier:http://www.tech.eng.kumamoto-u.ac.jp/kumamoto2011/

Search by Bookstore

Holdings of Libraries in Japan

This page shows libraries in Japan other than the National Diet Library that hold the material.

Please contact your local library for information on how to use materials or whether it is possible to request materials from the holding libraries.

other

  • Kumamoto University Repository

    Digital
    You can check the holdings of institutions and databases with which Institutional Repositories DataBase(IRDB)(Institutional Repository) is linked at the site of Institutional Repositories DataBase(IRDB)(Institutional Repository).

Bibliographic Record

You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.

Digital

Material Type
文書・図像類
Author/Editor
伊藤, 康彦
今津, 節男
長壁, 正樹
中西, 秀哉
Publication, Distribution, etc.
Publication Date
2011-03-18
Publication Date (W3CDTF)
2011-03-18
Alternative Title
FPGA オ モチイタ Latching Scaler カイロ ノ シサク
Text Language Code
jpn
Subject Heading