CMOS delay locked loop and sub-nanosecond time-to-digital converter chip LBL-38040 DE96 004713 CONF-95107314

CMOS delay locked loop and sub-nanosecond time-to-digital converter chip

LBL-38040 DE96 004713 CONF-95107314

You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.

Material Type: 規格・テクニカルリポート類
Title: CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Author/Editor: Santos, D. M
Dow, S. F
Levi, M. E
Publication Date: 1995
Publication Date (W3CDTF): 1995
Extent: 3 p. (1 microfiche)
Note (Material Type): [microform]
Report No.: テクニカルリポート番号 : LBL-38040
テクニカルリポート番号 : DE96 004713
テクニカルリポート番号 : CONF-95107314
Holding library: 国立国会図書館
Call No.: LS-DE96/004713
Data Provider (Database): 国立国会図書館 : 国立国会図書館蔵書
https://ndlsearch.ndl.go.jp
Bibliographic ID (NDL): 000005559377
http://id.ndl.go.jp/bib/000005559377
Bibliographic Record Category (NDL): 291