CMOS circuit design, layout, and simulation / R. Jacob Baker. 2nd ed. (IEEE Press series on microelectronic systems)

CMOS circuit design, layout, and simulation / R. Jacob Baker.

2nd ed.

Notes on use

You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.

Material Type: 図書
ISBN: 047170055X
Title: CMOS circuit design, layout, and simulation / R. Jacob Baker.
Edition: 2nd ed.
Series Title: IEEE Press series on microelectronic systems
Author Heading: Baker, R. Jacob, 1964-
Institute of Electrical and Electronics Engineers.
Publication, Distribution, etc.: [Piscataway] : IEEE Press
Hoboken : Wiley-Interscience
Publication Date: c2005.
Publication Date (W3CDTF): 2005
Extent: xxxiii, 1038 p. : ill. ; 25 cm.
Place of Publication (Country Code): US
Text Language Code: eng
Subject Heading: Metal oxide semiconductors, Complementary -- Design and construction.
Integrated circuits -- Design and construction.
Metal oxide semiconductor field-effect transistors.
LCC: TK7871.99.M44
DDC: 621.39/732
NDLC: ND371
Note (General): "IEEE Solid-State Circuits Society, sponsor."
Note (Bibliography): Includes bibliographical references and index.
Holding library: 国立国会図書館
Call No.: X
Data Provider (Database): 国立国会図書館 : 国立国会図書館蔵書
https://ndlsearch.ndl.go.jp
Bibliographic ID (NDL): 000007728632
http://id.ndl.go.jp/bib/000007728632
LC Control Number: 2004275960
https://lccn.loc.gov/2004275960
RLIN No.: DCLC2004275960-B
Cataloging Rule: Anglo-American Cataloging Rules
Bibliographic Record Category (NDL): 211