Jump to main content

yr 〜
yr

Search results 25

Digital clocks for synchronization and communications / Masami Kihara, Sadayasu Ono, Pekka Eskelinen. (Artech House telecommunications library)

Digital clocks for synchronization and communications / Masami Kihara, Sadayasu Ono, Pekka Eskelinen. (Artech House telecommunications library)
Paper図書
Artech Housec2003.<ND513-B1>
National Diet Library
  • Subject HeadingTiming circuits. Synchronization. Telecommuni...

Timing analysis and simulation for signal integrity engineers / Greg Edlund. (Prentice Hall modern semiconductor design series)

Timing analysis and simulation for signal integrity engineers / Greg Edlund. (Prentice Hall modern semiconductor design series)
Paper図書
Prentice Hallc2008.<ND386-B13>
National Diet Library
  • Subject HeadingTiming circuits -- Design and construction. D...

Multi-objective optimization in physical synthesis of integrated circuits

Multi-objective optimization in physical synthesis of integrated circuits
Paper図書
David A. Papa, Igor L. MarkovSpringerc2013
Other Libraries in Japan
  • Subject HeadingIntegrated circuits -- Design and construction Timing circuits
  • Subject Heading (ID)Integrated circuits -- Design and construction Timing circuits

Static timing analysis for nanometer designs : a practical approach

Static timing analysis for nanometer designs : a practical approach
Paper図書
J. Bhasker, Rakesh ChadhaSpringerc2009
Other Libraries in Japan
  • Subject HeadingNanoelectromechanical systems Timing circuits
  • Subject Heading (ID)Nanoelectromechanical systems Timing circuits

Clocking in modern VLSI systems : pbk.

Clocking in modern VLSI systems : pbk.
Paper図書
Thucydides Xanthopoulos, editorSpringer Science+Business Mediac2009
Other Libraries in Japan
  • Subject HeadingIntegrated circuits -- Very large scale integration Microprocessors Timing circuits
  • Subject Heading (ID)Integrated circuits -- Very large scale integration Microprocessors Timing circuits

Logic-timing simulation and the degradation delay model

Logic-timing simulation and the degradation delay model
Paper図書
Manuel J. Bellido, Jorge Juan, Manuel ValenciaImperial College Pressc2006
Other Libraries in Japan
  • Subject HeadingTiming circuits Integrated circuits -- Very l...
  • Subject Heading (ID)Timing circuits Integrated circuits -- Very l...

Synchronization of digital telecommunications networks

Synchronization of digital telecommunications networks
Paper図書
Stefano BregniJohn Wiley & Sonsc2002
Other Libraries in Japan
  • Subject HeadingSynchronous data transmission systems Timing circuits Synchronization
  • Subject Heading (ID)Synchronous data transmission systems Timing circuits Synchronization

Digital clocks for synchronization and communications

Digital clocks for synchronization and communications
Paper図書
Masami Kihara, Sadayasu Ono, Pekka EskelinenArtech Housec2003
Other Libraries in Japan
  • Subject HeadingTiming circuits Synchronization Telecommunica...
  • Subject Heading (ID)Timing circuits Synchronization Telecommunica...

High-speed clock network design

High-speed clock network design
Paper図書
by Qing K. ZhuKluwer Academic Publishersc2003
Other Libraries in Japan
  • Subject HeadingTiming circuits Microprocessors -- Design and...
  • Subject Heading (ID)Timing circuits Microprocessors -- Design and...

Timing analysis and simulation for signal integrity engineers

Timing analysis and simulation for signal integrity engineers
Paper図書
Greg EdlundPearson Educationc2008
Other Libraries in Japan
  • Subject HeadingTiming circuits -- Design and construction Di...
  • Subject Heading (ID)Timing circuits -- Design and construction Di...

Digital timing circuits : pbk.

Digital timing circuits : pbk.
Paper図書
J.B. GoslingE. Arnold1985
Other Libraries in Japan
  • Subject HeadingTiming circuits Digital electronics
  • Subject Heading (ID)Timing circuits Digital electronics

Timing

Timing
Paper図書
by Sachin SapatnekarKluwer Academicc2004
Other Libraries in Japan
  • Subject HeadingTiming circuits -- Computer-aided design Inte...
  • Subject Heading (ID)Timing circuits -- Computer-aided design Inte...

Skew-tolerant circuit design

Skew-tolerant circuit design
Paper図書
David HarrisMorgan Kaufmann Publishersc2001
Other Libraries in Japan
  • Subject HeadingTiming circuits -- Design and construction In...
  • Subject Heading (ID)Timing circuits -- Design and construction In...

Statistical analysis and optimization for VLSI : timing and power

Statistical analysis and optimization for VLSI : timing and power
Paper図書
Ashish Srivastava, Dennis Sylvester, David BlaauwSpringerc2005
Other Libraries in Japan
  • Subject Heading...stical methods Timing circuits -- Design and construction --...
  • Subject Heading (ID)...stical methods Timing circuits -- Design and construction --...

Timing optimization through clock skew scheduling

Timing optimization through clock skew scheduling
Paper図書
Ivan S. Kourtev, Eby G. FriedmanKluwer Academicc2000
Other Libraries in Japan
  • Subject Heading...d construction Timing circuits -- Design and construction Sy...
  • Subject Heading (ID)...d construction Timing circuits -- Design and construction Sy...

Synchronization techniques for digital receivers

Synchronization techniques for digital receivers
Paper図書
Umberto Mengali and Aldo N. D'AndreaPlenum Pressc1997
Other Libraries in Japan
  • Subject Heading...t and supplies Timing circuits -- Design and construction Sy...
  • Subject Heading (ID)...t and supplies Timing circuits -- Design and construction Sy...

Digital system clocking : high performance and low-power aspects cloth

Digital system clocking : high performance and low-power aspects cloth
Paper図書
Vojin G. Oklobdzija ... [et al.]IEEEc2003
Other Libraries in Japan
  • Subject HeadingTiming circuits -- Design and construction Me...
  • Subject Heading (ID)Timing circuits -- Design and construction Me...

Modeling embedded systems and SoCs : concurrency and time in models of computation

Modeling embedded systems and SoCs : concurrency and time in models of computation
Paper図書
Axel JantschMorgan Kaufmannc2004
Other Libraries in Japan
  • Subject Heading...ata processing Timing circuits -- Design and construction --...
  • Subject Heading (ID)...ata processing Timing circuits -- Design and construction --...

High performance clock distribution networks

High performance clock distribution networks
Paper図書
edited by Eby G. FriedmanKluwer Academic Publishersc1997
Other Libraries in Japan
  • Subject Heading...d construction Timing circuits -- Design and construction Sy...
  • Subject Heading (ID)...d construction Timing circuits -- Design and construction Sy...

110 IC timer projects for the home constructor

110 IC timer projects for the home constructor
Paper図書
Jules H. GilderNewnes Technical Booksc1979
Other Libraries in Japan
  • Subject Heading555 integrated circuit timers. Applications Timing circuits Integrated circuits
  • Subject Heading (ID)555 integrated circuit timers. Applications Timing circuits Integrated circuits
RSS