Calculating the effective capacitance for interconnect loads based on thevenin model (VLSIのノイズ・タイミング解析)

Calculating the effective capacitance for interconnect loads based on thevenin model

(VLSIのノイズ・タイミング解析)

This page shows libraries in Japan other than the National Diet Library that hold the material.

Please contact your local library for information on how to use materials or whether it is possible to request materials from the holding libraries.

other

CiNii Research
Search Service
You can check the holdings of institutions and databases with which CiNii Research is linked at the site of CiNii Research.
Check the holdings of this book

You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.

Material Type: 記事
Title: Calculating the effective capacitance for interconnect loads based on thevenin model
Author/Editor: Shuai Fang
Zhangcai Huang
Atsushi Kurokawa 他
Series Title: VLSIのノイズ・タイミング解析
Author Heading: Shuai Fang
Zhangcai Huang
Atsushi Kurokawa
Periodical title: 回路とシステム軽井沢ワークショップ論文集
No. or year of volume/issue: 19 2006.04.24
Volume: 19
Pages: 1～4
Publication date of volume/issue (W3CDTF): 2006-04-24
Publication (Periodical Title): [東京] : [電子情報通信学会]
Place of Publication (Country Code): JP
Text Language Code: eng
NDLC: ZN33
Target Audience: 一般
Holding library: 国立国会図書館
Call No.: Z74-E560
Data Provider (Database): 国立国会図書館 : 国立国会図書館雑誌記事索引
https://ndlsearch.ndl.go.jp
Bibliographic ID (NDL): 8708149
http://id.ndl.go.jp/bib/8708149
Bibliographic Record Category (NDL): 632