FPGA によるITU-656 ビデオカメラのインターフェイスおよび画像演算器の設計

Material type: 文書・図像類

Author: 加藤, 正義ほか

Publisher: 愛知工業大学

Publication date: 2008-03-31

Material Format: Digital

Capacity, size, etc.: -

NDC: -

View All

Notes on use

Note (General)：: High-speed processing is necessary to perform image processing in real time. Hardware processing with FPGA is one of the ways to process images fast. ...

Search by Bookstore

Holdings of Libraries in Japan

This page shows libraries in Japan other than the National Diet Library that hold the material.

List of Cooperating Institutions and Databases

Please contact your local library for information on how to use materials or whether it is possible to request materials from the holding libraries.

other

AIT Associated Repository of Academic Resources
Digital
You can check the holdings of institutions and databases with which 学術機関リポジトリデータベース（IRDB）（機関リポジトリ） is linked at the site of 学術機関リポジトリデータベース（IRDB）（機関リポジトリ）.
AIT Associated Repository of Academic Resources

Search by Bookstore

Bibliographic Record

You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.

Digital

Material Type: 文書・図像類
Title: FPGA によるITU-656 ビデオカメラのインターフェイスおよび画像演算器の設計
Author/Editor: 加藤, 正義
堀田, 厚生
Author Heading: 加藤, 正義
堀田, 厚生
Publication, Distribution, etc.: 愛知工業大学
Publication Date: 2008-03-31
Publication Date (W3CDTF): 2008-03-31
Alternative Title: ＦＰＧＡ　ニヨル　ＩＴＵ-656　ビデオカメラ　ノ　インターフェイス　オヨビ　ガゾウ　エンザンキ　ノ　セッケイ
A Design of an Interface and Image Processing Circuit with FPGA for ITU-656 Video Camera
Periodical title: 愛知工業大学研究報告 = Bulletin of Aichi Institute of Technology
No. or year of volume/issue: 43
Volume: 43
Pages: 29-34
ISSN (Periodical Title): ISSN : 1883-3217
Text Language Code: jpn
Target Audience: 一般
Note (General): High-speed processing is necessary to perform image processing in real time. Hardware processing with FPGA is one of the ways to process images fast. A system processing images from video camera in real time has been designed. The system has the following blocks. 1) An interface circuit getting images from camera, de-inter-race and transfer them to SDRAM. 2) An image Processor. Two images read from the SDRAM are processed by subtraction and segmentation to 2 values. Then the resulted image is stored into the SDRAM. The processing speed with the FPGA was enough to perform real-time processing.
identifier:http://repository.aitech.ac.jp/dspace/handle/11133/1415
Format (IMT): application/pdf
Source: http://repository.aitech.ac.jp/dspace/bitstream/11133/1415/1/%e7%b4%80%e8%a6%8143%e5%8f%b7%28P29-34%29.pdf
http://repository.aitech.ac.jp/dspace/bitstream/11133/1415/1/%e7%b4%80%e8%a6%8143%e5%8f%b7%28P29-34%29.pdf
Access Restrictions: 限定公開
Data Provider (Database): 国立情報学研究所 : 学術機関リポジトリデータベース（IRDB）（機関リポジトリ）
https://irdb.nii.ac.jp
Original Data Provider (Database): 愛知工業大学 : 愛知工業大学学術情報リポジトリ