Array multiplication schemes for digital signal processors
Available with Digitized Contents Transmission Service
Find on the publisher's website
国立国会図書館デジタルコレクション
Available for viewing via the Digitized Contents Transmission Service for Individuals to official registered users of the NDL, who resides in Japan.
Search by Bookstore
Read this material in an accessible format.
Table of Contents
論文目録
Contents
p5
Abstract
p1
Contents
p5
1 Introduction
Search by Bookstore
Read in Disability Resources
- Mina Search
- プレーンテキスト
Registered users of Mina Search can download or stream this content.
Bibliographic Record
You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.
- Material Type
- 博士論文
- Author/Editor
- Islam, Farhad Fuad [著]
- Author Heading
- Islam, Farhad Fuad イスラム, ファルハド ファド
- Alternative Title
- デジタルシグナルプロセッサ用アレイ型乗算機構 デジタル シグナル プロセッサヨウ アレイガタ ジョウザン キコウ
- Degree grantor/type
- 京都大学
- Date Granted
- 平成5年7月23日
- Date Granted (W3CDTF)
- 1993
- Dissertation Number
- 甲第5489号
- Degree Type
- 博士 (工学)