Jump to main content

博士論文

Cache system design for parallel processors

Icons representing 博士論文
The cover of this title could differ from library to library.

Available with Digitized Contents Transmission Service

Find on the publisher's website

NDL Digital Collections

Available for viewing via the Digitized Contents Transmission Service for Individuals to official registered users of the NDL, who resides in Japan.

Become an official registered user >

Log in >

Cache system design for parallel processors

Call No. (NDL)
UT51-95-E362
Bibliographic ID of National Diet Library
000000282007
Persistent ID (NDL)
info:ndljp/pid/3099919
Material type
博士論文
Author
森眞一郎 [著]
Publisher
-
Date granted
平成7年3月27日
Material Format
Paper・Digital
Capacity, size, etc.
-
Degree grantor and degree
九州大学,博士 (工学)
View All

Notes on use

Note (General)：

博士論文

Search by Bookstore

Search by Bookstore

Read this material in an accessible format.

View materials in accessible formats for people with print disabilities (1Type)

Table of Contents

Provided by：国立国会図書館デジタルコレクション

  • Contents

    p5

  • Abstract

    p1

  • 1 Introduction

    p1

  • 1.1 Introduction to Parallel Processors

    p1

  • 1.2 Cache System Design

    p5

Search by Bookstore

Read in Disability Resources

Bibliographic Record

You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.

Paper Digital

Material Type
博士論文
Title
Cache system design for parallel processors
Author/Editor
森眞一郎 [著]
Author Heading
森, 眞一郎 モリ, シンイチロウ
Alternative Title
並列計算機のキャッシュ・システム設計に関する研究 ヘイレツ ケイサンキ ノ キャッシュ システム セッケイ ニ カンスル ケンキュウ
Degree Grantor
九州大学
Date Granted
平成7年3月27日
Date Granted (W3CDTF)
1995
Dissertation Number
甲第3567号
Degree Type
博士 (工学)