QDI遅延仮定モデルに基づく非同期式回路の合成及び検証
Available in National Diet Library
Find on the publisher's website
NDL Digital Collections
Digital data available(琉球大学)
Search by Bookstore
Read this material in an accessible format.
Table of Contents
Provided by:国立国会図書館デジタルコレクションLink to Help Page
2017-05-03 再収集
2017-05-03 再収集
2021-06-01 再収集
2021-06-01 再収集
Search by Bookstore
Read in Disability Resources
- Other Services
Bibliographic Record
You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.
- Material Type
- 博士論文
- Author/Editor
- 仲程, 基経Nakahodo, Motosune
- Author Heading
- Publication, Distribution, etc.
- Publication Date
- 2015-03-19
- Publication Date (W3CDTF)
- 2015-03-19
- Alternative Title
- Design and implementing Asynchronous Circuit based on Quasi Delay Insensitive model
- Pages
- none-
- Degree Grantor
- 琉球大学
- Date Granted
- 2015-03-19
- Date Granted (W3CDTF)
- 2015-03-19
- Dissertation Number
- 甲第292号
- Degree Type
- 博士(工学)
- Conferring No. (Dissertation)
- 理工研第292号
- Text Language Code
- jpn
- Target Audience
- 一般
- Note (General)
- 学位論文
- Persistent ID (NDL)
- info:ndljp/pid/9278321
- Collection
- Collection (Materials For Handicapped People:1)
- Collection (particular)
- 国立国会図書館デジタルコレクション > デジタル化資料 > 博士論文
- Acquisition Basis
- 博士論文(自動収集)
- Date Accepted (W3CDTF)
- 2015-05-01T13:23:17+09:00
- Format (IMT)
- application/pdf
- Access Restrictions
- 国立国会図書館内限定公開
- Service for the Digitized Contents Transmission Service
- 図書館・個人送信対象外
- Availability of remote photoduplication service
- 可
- Periodical Title (URI)
- Data Provider (Database)
- 国立国会図書館 : 国立国会図書館デジタルコレクション