A numerically controlled polishing approach for the fabrication of the silicon-on-insulator
Available with Digitized Contents Transmission Service
Find on the publisher's website
国立国会図書館デジタルコレクション
Available for viewing via the Digitized Contents Transmission Service for Individuals to official registered users of the NDL, who resides in Japan.
Search by Bookstore
Read this material in an accessible format.
Table of Contents
Table of Content
Abstract
p1
Chapter I Silicon-on-Insulator
p1
A.Introduction
p1
B.Applications
p2
Search by Bookstore
Read in Disability Resources
- Mina Search
- プレーンテキスト
Registered users of Mina Search can download or stream this content.
Bibliographic Record
You can check the details of this material, its authority (keywords that refer to materials on the same subject, author's name, etc.), etc.
- Material Type
- 博士論文
- Author/Editor
- 山田厚 [著]
- Author Heading
- 山田, 厚 ヤマダ, アツシ
- Alternative Title
- 数値制御平坦化によるSOI化技法に関する研究 スウチ セイギョ ヘイタンカ ニ ヨル SOIカ ギホウ ニ カンスル ケンキュウ
- Degree grantor/type
- 筑波大学
- Date Granted
- 平成5年7月31日
- Date Granted (W3CDTF)
- 1993
- Dissertation Number
- 乙第907号
- Degree Type
- 博士 (工学)